{"record":{"leader":"cx  j22     3  45","datafield":[{"ind2":" ","ind1":" ","subfield":[{"code":"a","content":"http://catalogue.bnf.fr/ark:/12148/cb16683779m"},{"code":2,"content":"BNF"},{"code":"d","content":20191125}],"tag":"033"},{"ind2":" ","ind1":" ","subfield":[{"code":"a","content":"FRBNF16683779X"},{"code":"z","content":"FRBNF16683779"}],"tag":"035"},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"20130308afrey50      ba0"},"tag":100},{"ind2":" ","ind1":" ","subfield":[{"code":"a","content":2},{"code":"b","content":1},{"code":"c","content":1}],"tag":106},{"ind2":" ","ind1":" ","subfield":{"code":"b","content":"rameau"},"tag":152},{"ind2":" ","ind1":" ","subfield":[{"code":7,"content":"ba0yba0y"},{"code":9,"content":"#"},{"code":"a","content":"Synthèse de haut niveau (informatique)"}],"tag":250},{"ind2":" ","ind1":" ","subfield":[{"code":7,"content":"ba0yba0y"},{"code":9,"content":"#"},{"code":"a","content":"High-Level Synthesis"}],"tag":450},{"ind2":" ","ind1":" ","subfield":[{"code":7,"content":"ba0yba0y"},{"code":9,"content":"#"},{"code":"a","content":"HLS, Synthèse"}],"tag":450},{"ind2":" ","ind1":" ","subfield":[{"code":7,"content":"ba0yba0y"},{"code":9,"content":"#"},{"code":"a","content":"Synthèse HLS"}],"tag":450},{"ind2":" ","ind1":" ","subfield":[{"code":0,"content":"Voir aussi"},{"code":3,"content":"027672670"},{"code":5,"content":"z|xxx"},{"code":7,"content":"ba0yba0y"},{"code":"a","content":"Réseaux logiques programmables"}],"tag":550},{"ind2":" ","ind1":" ","subfield":[{"code":3,"content":"050808583"},{"code":5,"content":"g|xxx"},{"code":7,"content":"ba0yba0y"},{"code":"a","content":"Circuits intégrés"},{"code":"x","content":"Conception assistée par ordinateur"}],"tag":550},{"ind2":" ","ind1":" ","subfield":[{"code":"a","content":621},{"code":"c","content":"Physique appliquée"},{"code":2,"content":"Note de regroupement par domaine"}],"tag":686},{"ind2":0,"ind1":" ","subfield":[{"code":"a","content":"FR"},{"code":"b","content":"FR-751131015"},{"code":"c","content":20130521}],"tag":801},{"ind2":3,"ind1":" ","subfield":[{"code":"a","content":"FR"},{"code":"b","content":"Abes"},{"code":"c","content":20191125},{"code":"g","content":"AFNOR"}],"tag":801},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"Architecture reconfigurable FPGA / O. Sentieys, A. Tisserand [in] Techniques de l'ingénieur, 2012, H1196"},"tag":810},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"Synthèse de haut niveau contrôlée par l'utilisateur / F. Donnet, 2004 [thèse]"},"tag":810},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"High-level synthesis : blue book / M. Fingeroff, 2010"},"tag":810},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"High-level synthesis : from algorithm to digital circuit / P. Coussy, A. Morawiec, 2008"},"tag":810},{"ind2":" ","ind1":" ","subfield":[{"code":"a","content":"Réforme Rameau janvier 2019 Td ouverte à la subd. géogr."},{"code":"d","content":20190215}],"tag":898},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"Synthèse de haut niveau (informatique)"},"tag":950},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"High-Level Synthesis"},"tag":951},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"HLS, Synthèse"},"tag":951},{"ind2":" ","ind1":" ","subfield":{"code":"a","content":"Synthèse HLS"},"tag":951}],"controlfield":[{"tag":"001","content":167955489},{"tag":"003","content":"http://www.idref.fr/167955489"},{"tag":"004","content":20130308},{"tag":"005","content":20191125142600},{"tag":"006","content":335222101},{"tag":"007","content":335222101},{"tag":"008","content":"Td8"}]}}